{"cited_by_count":92751,"description":"This cluster of papers focuses on the design, simulation, and implementation of Quantum-dot Cellular Automata (QCA) for molecular computing and nanotechnology applications. It covers topics such as logic design, fault tolerance, adder circuits, clocking schemes, power dissipation analysis, and reversible logic. The research explores the potential of QCA as an alternative computing paradigm at the nanoscale.","display_name":"Quantum-Dot Cellular Automata","domain_id":"3","external_ids":{"openalex":"https://openalex.org/T13182","wikipedia":"https://en.wikipedia.org/wiki/Quantum-dot_cellular_automaton"},"field_id":"17","id":"T13182","keywords":[{"display_name":"quantum-dot cellular automata","id":"quantum-dot-cellular-automata","score":0.8972,"url":"https://openalex.org/keywords/quantum-dot-cellular-automata"},{"display_name":"reversible logic","id":"reversible-logic","score":0.7485,"url":"https://openalex.org/keywords/reversible-logic"},{"display_name":"quantum cost","id":"quantum-cost","score":0.8057,"url":"https://openalex.org/keywords/quantum-cost"},{"display_name":"reversible logic gates","id":"reversible-logic-gates","score":0.7601,"url":"https://openalex.org/keywords/reversible-logic-gates"},{"display_name":"garbage outputs","id":"garbage-outputs","score":0.9203,"url":"https://openalex.org/keywords/garbage-outputs"},{"display_name":"reversible circuits","id":"reversible-logic-circuits","score":0.5766,"url":"https://openalex.org/keywords/reversible-logic-circuits"},{"display_name":"QCADesigner","id":"qcadesigner","score":0.9825,"url":"https://openalex.org/keywords/qcadesigner"},{"display_name":"majority gate","id":"majority-gate","score":0.4762,"url":"https://openalex.org/keywords/majority-gate"},{"display_name":"reversible computation","id":"reversible-computing","score":0.2554,"url":"https://openalex.org/keywords/reversible-computing"},{"display_name":"Toffoli gate","id":"toffoli-gate","score":0.2653,"url":"https://openalex.org/keywords/toffoli-gate"},{"display_name":"Fredkin gate","id":"fredkin-gate","score":0.476,"url":"https://openalex.org/keywords/fredkin-gate"},{"display_name":"reversible logic synthesis","id":"reversible-logic-synthesis","score":0.8136,"url":"https://openalex.org/keywords/reversible-logic-synthesis"},{"display_name":"Feynman gate","id":"feynman-gate","score":0.7683,"url":"https://openalex.org/keywords/feynman-gate"},{"display_name":"quantum cellular automata","id":"quantum-cellular-automata","score":0.247,"url":"https://openalex.org/keywords/quantum-cellular-automata"},{"display_name":"Peres gate","id":"peres-gate","score":0.7408,"url":"https://openalex.org/keywords/peres-gate"},{"display_name":"CMOS alternative","id":"cmos-alternative","score":0.4466,"url":"https://openalex.org/keywords/cmos-alternative"},{"display_name":"reversible circuit synthesis","id":"reversible-circuit-synthesis","score":0.8018,"url":"https://openalex.org/keywords/reversible-circuit-synthesis"},{"display_name":"nanoelectronic circuits","id":"nanoelectronic-circuits","score":0.258,"url":"https://openalex.org/keywords/nanoelectronic-circuits"},{"display_name":"nanoscale computing","id":"nanoscale-computing","score":0.2979,"url":"https://openalex.org/keywords/nanoscale-computing"},{"display_name":"nanoscale logic circuits","id":"nanoscale-logic-circuits","score":0.5532,"url":"https://openalex.org/keywords/nanoscale-logic-circuits"},{"display_name":"2:1 multiplexer","id":"2-1-multiplexer","score":0.2398,"url":"https://openalex.org/keywords/2-1-multiplexer"},{"display_name":"QCA circuit design","id":"qca-circuit-design","score":0.9756,"url":"https://openalex.org/keywords/qca-circuit-design"},{"display_name":"nanoscale digital circuits","id":"nanoscale-digital-circuits","score":0.7348,"url":"https://openalex.org/keywords/nanoscale-digital-circuits"},{"display_name":"cell count reduction","id":"cell-count-reduction","score":0.6796,"url":"https://openalex.org/keywords/cell-count-reduction"},{"display_name":"QCADesigner simulation","id":"qcadesigner-simulation","score":0.9824,"url":"https://openalex.org/keywords/qcadesigner-simulation"}],"legacy_keywords":["Quantum-dot Cellular Automata","QCA","Molecular Computing","Nanotechnology","Logic Design","Fault Tolerance","Adder Circuits","Clocking Schemes","Power Dissipation Analysis","Reversible Logic"],"openalex_id":"https://openalex.org/T13182","source_created_date":"2024-01-23T15:27:17","source_updated_date":"2026-10-17T03:02:00","subfield_id":"1703","url":"/topics/T13182","works_api_url":"https://api.openalex.org/works?filter=topics.id:T13182","works_count":7108,"label":"Quantum-Dot Cellular Automata","provider":"openalex","revision":"f1e2b836acfe0692","taxonomy_revision":"f050b5d4780b1289","title":"Quantum-Dot Cellular Automata","kind":"topic-directory","aeo_cohort":"topic-directory","catalogue_revision":"f050b5d4780b1289","numeric_address":"38285855093853399","address_version":"morton4x16-v1","coordinates":[3,17,1703,13182],"answer_status":"Directory metadata; local answer requires separate source review","truth_status":"Subject descriptor, not a factual answer or a demonstrated knowledge gap","reviewed_answer":null}