{"cited_by_count":281195,"description":"This cluster of papers focuses on the advancements, challenges, and technologies related to Three-Dimensional Integrated Circuits (3D ICs), with a particular emphasis on Through-Silicon Via (TSV) technology, interconnect design, wafer bonding techniques, thermal management strategies, and system integration. The research spans from electrical modeling and microarchitecture to heterogeneous integration and chip stacking.","display_name":"3D IC and TSV technologies","domain_id":"3","external_ids":{"openalex":"https://openalex.org/T11527","wikipedia":"https://en.wikipedia.org/wiki/Three-dimensional_integration"},"field_id":"22","id":"T11527","keywords":[{"display_name":"through-silicon vias","id":"through-silicon-vias","score":0.7792,"url":"https://openalex.org/keywords/through-silicon-vias"},{"display_name":"3D integrated circuits","id":"3d-integrated-circuits","score":0.6282,"url":"https://openalex.org/keywords/3d-integrated-circuits"},{"display_name":"3D integration","id":"3d-integration","score":0.5675,"url":"https://openalex.org/keywords/3d-integration"},{"display_name":"wafer bonding","id":"wafer-bonding","score":0.3763,"url":"https://openalex.org/keywords/wafer-bonding"},{"display_name":"heterogeneous integration","id":"heterogeneous-integration","score":0.3082,"url":"https://openalex.org/keywords/heterogeneous-integration"},{"display_name":"3D packaging","id":"3d-packaging","score":0.6051,"url":"https://openalex.org/keywords/3d-packaging"},{"display_name":"low-temperature bonding","id":"low-temperature-bonding","score":0.4684,"url":"https://openalex.org/keywords/low-temperature-bonding"},{"display_name":"wafer-level packaging","id":"wafer-level-packaging","score":0.3201,"url":"https://openalex.org/keywords/wafer-level-packaging"},{"display_name":"system-in-package","id":"system-in-package","score":0.3261,"url":"https://openalex.org/keywords/system-in-package"},{"display_name":"redistribution layer","id":"redistribution-layer","score":0.5754,"url":"https://openalex.org/keywords/redistribution-layer"},{"display_name":"hybrid bonding","id":"hybrid-bonding","score":0.739,"url":"https://openalex.org/keywords/hybrid-bonding"},{"display_name":"silicon interposer","id":"silicon-interposer","score":0.7345,"url":"https://openalex.org/keywords/silicon-interposer"},{"display_name":"chiplets","id":"chiplets","score":0.4843,"url":"https://openalex.org/keywords/chiplets"},{"display_name":"3D chip stacking","id":"3d-chip-stacking","score":0.7154,"url":"https://openalex.org/keywords/3d-chip-stacking"},{"display_name":"wafer thinning","id":"wafer-thinning","score":0.4915,"url":"https://openalex.org/keywords/wafer-thinning"},{"display_name":"advanced packaging","id":"advanced-packaging","score":0.3908,"url":"https://openalex.org/keywords/advanced-packaging"},{"display_name":"chip stacking","id":"chip-stacking","score":0.7447,"url":"https://openalex.org/keywords/chip-stacking"},{"display_name":"thermocompression bonding","id":"thermocompression-bonding","score":0.3242,"url":"https://openalex.org/keywords/thermocompression-bonding"},{"display_name":"fan-out wafer-level packaging","id":"fan-out-wafer-level-packaging","score":0.5377,"url":"https://openalex.org/keywords/fan-out-wafer-level-packaging"},{"display_name":"interposer","id":"interposer","score":0.5327,"url":"https://openalex.org/keywords/interposer"},{"display_name":"microbumps","id":"microbumps","score":0.4868,"url":"https://openalex.org/keywords/microbumps"},{"display_name":"room-temperature bonding","id":"room-temperature-bonding","score":0.4941,"url":"https://openalex.org/keywords/room-temperature-bonding"},{"display_name":"3D stacking","id":"3d-stacking","score":0.4834,"url":"https://openalex.org/keywords/3d-stacking"},{"display_name":"high-bandwidth memory","id":"high-bandwidth-memory","score":0.2952,"url":"https://openalex.org/keywords/high-bandwidth-memory"},{"display_name":"direct bonding","id":"direct-bonding","score":0.2102,"url":"https://openalex.org/keywords/direct-bonding"}],"legacy_keywords":["Through-Silicon Via","Interconnect","Wafer Bonding","Thermal Management","System Integration","TSV Technology","Microarchitecture","Heterogeneous Integration","Electrical Modeling","Chip Stacking"],"openalex_id":"https://openalex.org/T11527","source_created_date":"2024-01-23T15:27:10","source_updated_date":"2026-10-17T03:02:00","subfield_id":"2208","url":"/topics/T11527","works_api_url":"https://api.openalex.org/works?filter=topics.id:T11527","works_count":33568,"label":"3D IC and TSV technologies","provider":"openalex","revision":"1bfd6da733b9e9e5","taxonomy_revision":"f050b5d4780b1289","title":"3D IC and TSV technologies","kind":"topic-directory","aeo_cohort":"topic-directory","catalogue_revision":"f050b5d4780b1289","numeric_address":"36248734782327481","address_version":"morton4x16-v1","coordinates":[3,22,2208,11527],"answer_status":"Directory metadata; local answer requires separate source review","truth_status":"Subject descriptor, not a factual answer or a demonstrated knowledge gap","reviewed_answer":null}