{"cited_by_count":591985,"description":"This cluster of papers focuses on the design, optimization, and challenges of field-programmable gate arrays (FPGAs) and application-specific integrated circuits (ASICs). It covers topics such as FPGA architecture, analog circuit design, graph partitioning for parallel computing, power optimization, CMOS design, and dynamic load balancing in computational mechanics.","display_name":"VLSI and FPGA Design Techniques","domain_id":"3","external_ids":{"openalex":"https://openalex.org/T11522","wikipedia":"https://en.wikipedia.org/wiki/Field-programmable_gate_array"},"field_id":"22","id":"T11522","keywords":[{"display_name":"integrated circuit design","id":"integrated-circuit-design","score":0.213,"url":"https://openalex.org/keywords/integrated-circuit-design"},{"display_name":"VLSI design","id":"vlsi-design","score":0.3088,"url":"https://openalex.org/keywords/vlsi-design"},{"display_name":"logic synthesis","id":"logic-synthesis","score":0.509,"url":"https://openalex.org/keywords/logic-synthesis"},{"display_name":"VLSI layout","id":"vlsi-layout","score":0.7523,"url":"https://openalex.org/keywords/vlsi-layout"},{"display_name":"electronic design automation","id":"electronic-design-automation","score":0.313,"url":"https://openalex.org/keywords/electronic-design-automation"},{"display_name":"VLSI routing","id":"vlsi-routing","score":0.8588,"url":"https://openalex.org/keywords/vlsi-routing"},{"display_name":"digital circuit design","id":"logic-design","score":0.2031,"url":"https://openalex.org/keywords/logic-design"},{"display_name":"floorplanning","id":"floorplanning","score":0.5972,"url":"https://openalex.org/keywords/floorplanning"},{"display_name":"physical design","id":"physical-design","score":0.5082,"url":"https://openalex.org/keywords/physical-design"},{"display_name":"logic minimization","id":"logic-minimization","score":0.4368,"url":"https://openalex.org/keywords/logic-minimization"},{"display_name":"integrated circuit layout","id":"integrated-circuit-layout","score":0.5322,"url":"https://openalex.org/keywords/integrated-circuit-layout"},{"display_name":"wirelength minimization","id":"wirelength-minimization","score":0.7795,"url":"https://openalex.org/keywords/wirelength-minimization"},{"display_name":"VLSI placement","id":"vlsi-placement","score":0.9357,"url":"https://openalex.org/keywords/vlsi-placement"},{"display_name":"global routing","id":"global-routing","score":0.8531,"url":"https://openalex.org/keywords/global-routing"},{"display_name":"VLSI design automation","id":"vlsi-design-automation","score":0.675,"url":"https://openalex.org/keywords/vlsi-design-automation"},{"display_name":"technology mapping","id":"technology-mapping","score":0.4744,"url":"https://openalex.org/keywords/technology-mapping"},{"display_name":"circuit partitioning","id":"circuit-partitioning","score":0.534,"url":"https://openalex.org/keywords/circuit-partitioning"},{"display_name":"interconnect delay","id":"interconnect-delay","score":0.3165,"url":"https://openalex.org/keywords/interconnect-delay"},{"display_name":"VLSI physical design","id":"vlsi-physical-design","score":0.9071,"url":"https://openalex.org/keywords/vlsi-physical-design"},{"display_name":"routability","id":"routability","score":0.8603,"url":"https://openalex.org/keywords/routability"},{"display_name":"clock skew","id":"clock-skew","score":0.2293,"url":"https://openalex.org/keywords/clock-skew"},{"display_name":"channel routing","id":"channel-routing","score":0.6059,"url":"https://openalex.org/keywords/channel-routing"},{"display_name":"ASIC design","id":"asic-design","score":0.2001,"url":"https://openalex.org/keywords/asic-design"},{"display_name":"wire length","id":"wire-length","score":0.5197,"url":"https://openalex.org/keywords/wire-length"},{"display_name":"FPGA architecture","id":"fpga-architecture","score":0.218,"url":"https://openalex.org/keywords/fpga-architecture"}],"legacy_keywords":["FPGA","ASIC","Placement","Routing","Analog Circuits","Graph Partitioning","Power Optimization","CMOS Design","Dynamic Load Balancing","Geometric Programming"],"openalex_id":"https://openalex.org/T11522","source_created_date":"2024-01-23T15:27:10","source_updated_date":"2026-10-17T03:02:00","subfield_id":"2208","url":"/topics/T11522","works_api_url":"https://api.openalex.org/works?filter=topics.id:T11522","works_count":72668,"label":"VLSI and FPGA Design Techniques","provider":"openalex","revision":"52168202a6816d1d","taxonomy_revision":"f050b5d4780b1289","title":"VLSI and FPGA Design Techniques","kind":"topic-directory","aeo_cohort":"topic-directory","catalogue_revision":"f050b5d4780b1289","numeric_address":"36248734782325425","address_version":"morton4x16-v1","coordinates":[3,22,2208,11522],"answer_status":"Directory metadata; local answer requires separate source review","truth_status":"Subject descriptor, not a factual answer or a demonstrated knowledge gap","reviewed_answer":null}