{"cited_by_count":558326,"description":"This cluster of papers focuses on the design, architecture, and optimization of Networks on Chip (NoC) within System-on-Chip (SoC) designs. It covers topics such as interconnection networks, routing algorithms, performance evaluation, power optimization, wireless interconnects, fault tolerance, and multi-core processors.","display_name":"Interconnection Networks and Systems","domain_id":"3","external_ids":{"openalex":"https://openalex.org/T10829","wikipedia":"https://en.wikipedia.org/wiki/Network_on_a_chip"},"field_id":"17","id":"T10829","keywords":[{"display_name":"network-on-chip","id":"network-on-chip","score":0.7828,"url":"https://openalex.org/keywords/network-on-chip"},{"display_name":"interconnection networks","id":"interconnection-networks","score":0.6991,"url":"https://openalex.org/keywords/interconnection-networks"},{"display_name":"on-chip interconnects","id":"on-chip-interconnects","score":0.5087,"url":"https://openalex.org/keywords/on-chip-interconnects"},{"display_name":"routing algorithms","id":"routing-algorithms","score":0.2056,"url":"https://openalex.org/keywords/routing-algorithms"},{"display_name":"hypercube","id":"hypercube","score":0.2521,"url":"https://openalex.org/keywords/hypercube"},{"display_name":"wormhole routing","id":"wormhole-routing","score":0.9055,"url":"https://openalex.org/keywords/wormhole-routing"},{"display_name":"adaptive routing","id":"adaptive-routing","score":0.2839,"url":"https://openalex.org/keywords/adaptive-routing"},{"display_name":"multistage interconnection networks","id":"multistage-interconnection-networks","score":0.8587,"url":"https://openalex.org/keywords/multistage-interconnection-networks"},{"display_name":"MPSoC","id":"multi-processor-systems-on-chip","score":0.2647,"url":"https://openalex.org/keywords/multi-processor-systems-on-chip"},{"display_name":"fault-tolerant routing","id":"fault-tolerant-routing","score":0.6635,"url":"https://openalex.org/keywords/fault-tolerant-routing"},{"display_name":"deadlock-free routing","id":"deadlock-free-routing","score":0.9354,"url":"https://openalex.org/keywords/deadlock-free-routing"},{"display_name":"network diameter","id":"network-diameter","score":0.3368,"url":"https://openalex.org/keywords/network-diameter"},{"display_name":"hypercube networks","id":"hypercube-networks","score":0.7005,"url":"https://openalex.org/keywords/hypercube-networks"},{"display_name":"ATM switch","id":"atm-switch","score":0.3581,"url":"https://openalex.org/keywords/atm-switch"},{"display_name":"virtual channels","id":"virtual-channels","score":0.5456,"url":"https://openalex.org/keywords/virtual-channels"},{"display_name":"mesh topology","id":"mesh-topology","score":0.2408,"url":"https://openalex.org/keywords/mesh-topology"},{"display_name":"on-chip communication","id":"on-chip-communication","score":0.6662,"url":"https://openalex.org/keywords/on-chip-communication"},{"display_name":"crossbar switch","id":"crossbar-switch","score":0.5845,"url":"https://openalex.org/keywords/crossbar-switch"},{"display_name":"optical interconnection networks","id":"optical-interconnection-networks","score":0.3373,"url":"https://openalex.org/keywords/optical-interconnection-networks"},{"display_name":"optical network-on-chip","id":"optical-network-on-chip","score":0.7002,"url":"https://openalex.org/keywords/optical-network-on-chip"},{"display_name":"switch architecture","id":"switching-architecture","score":0.494,"url":"https://openalex.org/keywords/switching-architecture"},{"display_name":"interconnect architecture","id":"interconnect-architecture","score":0.6465,"url":"https://openalex.org/keywords/interconnect-architecture"},{"display_name":"switch fabric","id":"switch-fabric","score":0.536,"url":"https://openalex.org/keywords/switch-fabric"},{"display_name":"multiprocessor interconnection networks","id":"multiprocessor-interconnection-networks","score":0.72,"url":"https://openalex.org/keywords/multiprocessor-interconnection-networks"},{"display_name":"interconnection topology","id":"interconnection-network-topology","score":0.4575,"url":"https://openalex.org/keywords/interconnection-network-topology"}],"legacy_keywords":["Networks on Chip","Interconnection Networks","System-on-Chip","NoC Architecture","Routing Algorithms","Performance Evaluation","Power Optimization","Wireless Interconnects","Fault Tolerance","Multi-core Processors"],"openalex_id":"https://openalex.org/T10829","source_created_date":"2024-01-23T15:27:08","source_updated_date":"2026-10-17T03:02:00","subfield_id":"1705","url":"/topics/T10829","works_api_url":"https://api.openalex.org/works?filter=topics.id:T10829","works_count":58231,"label":"Interconnection Networks and Systems","provider":"openalex","revision":"27285b0933da8dbe","taxonomy_revision":"f050b5d4780b1289","title":"Interconnection Networks and Systems","kind":"topic-directory","aeo_cohort":"topic-directory","catalogue_revision":"f050b5d4780b1289","numeric_address":"36174758399887391","address_version":"morton4x16-v1","coordinates":[3,17,1705,10829],"answer_status":"Directory metadata; local answer requires separate source review","truth_status":"Subject descriptor, not a factual answer or a demonstrated knowledge gap","reviewed_answer":null}