{"cited_by_count":729351,"description":"This cluster of papers focuses on the design and optimization of low-power VLSI circuits, with an emphasis on techniques such as approximate computing, subthreshold operation, and leakage reduction. The papers also address challenges related to process variation, statistical timing analysis, and energy efficiency in CMOS technology at the nanometer scale.","display_name":"Low-power high-performance VLSI design","domain_id":"3","external_ids":{"openalex":"https://openalex.org/T10363","wikipedia":"https://en.wikipedia.org/wiki/Low-power_electronics"},"field_id":"22","id":"T10363","keywords":[{"display_name":"low power design","id":"low-power-design","score":0.3849,"url":"https://openalex.org/keywords/low-power-design"},{"display_name":"process variation","id":"process-variation","score":0.2556,"url":"https://openalex.org/keywords/process-variation"},{"display_name":"power-delay product","id":"power-delay-product","score":0.6819,"url":"https://openalex.org/keywords/power-delay-product"},{"display_name":"approximate computing","id":"approximate-computing","score":0.525,"url":"https://openalex.org/keywords/approximate-computing"},{"display_name":"SRAM","id":"sram","score":0.3109,"url":"https://openalex.org/keywords/sram"},{"display_name":"leakage power reduction","id":"leakage-power-reduction","score":0.7517,"url":"https://openalex.org/keywords/leakage-power-reduction"},{"display_name":"propagation delay","id":"propagation-delay","score":0.2326,"url":"https://openalex.org/keywords/propagation-delay"},{"display_name":"full adder","id":"full-adder","score":0.5198,"url":"https://openalex.org/keywords/full-adder"},{"display_name":"low-power VLSI design","id":"low-power-vlsi-design","score":0.5993,"url":"https://openalex.org/keywords/low-power-vlsi-design"},{"display_name":"90 nm CMOS","id":"90-nm-cmos","score":0.2265,"url":"https://openalex.org/keywords/90-nm-cmos"},{"display_name":"asynchronous circuits","id":"asynchronous-circuits","score":0.3281,"url":"https://openalex.org/keywords/asynchronous-circuits"},{"display_name":"leakage power","id":"leakage-power","score":0.5398,"url":"https://openalex.org/keywords/leakage-power"},{"display_name":"low-power digital circuits","id":"low-power-digital-circuits","score":0.6138,"url":"https://openalex.org/keywords/low-power-digital-circuits"},{"display_name":"45 nm CMOS","id":"45-nm-cmos","score":0.4266,"url":"https://openalex.org/keywords/45-nm-cmos"},{"display_name":"power gating","id":"power-gating","score":0.5539,"url":"https://openalex.org/keywords/power-gating"},{"display_name":"dynamic power reduction","id":"dynamic-power-reduction","score":0.5725,"url":"https://openalex.org/keywords/dynamic-power-reduction"},{"display_name":"clock gating","id":"clock-gating","score":0.5035,"url":"https://openalex.org/keywords/clock-gating"},{"display_name":"low-power memory","id":"low-power-memory","score":0.3731,"url":"https://openalex.org/keywords/low-power-memory"},{"display_name":"6T SRAM","id":"6t-sram","score":0.572,"url":"https://openalex.org/keywords/6t-sram"},{"display_name":"arithmetic circuits","id":"arithmetic-circuits","score":0.2966,"url":"https://openalex.org/keywords/arithmetic-circuits"},{"display_name":"arithmetic logic unit","id":"arithmetic-logic-unit","score":0.3494,"url":"https://openalex.org/keywords/arithmetic-logic-unit"},{"display_name":"subthreshold operation","id":"subthreshold-operation","score":0.2887,"url":"https://openalex.org/keywords/subthreshold-operation"},{"display_name":"carry look-ahead adder","id":"carry-lookahead-adder","score":0.6218,"url":"https://openalex.org/keywords/carry-lookahead-adder"},{"display_name":"transistor count reduction","id":"transistor-count-reduction","score":0.658,"url":"https://openalex.org/keywords/transistor-count-reduction"},{"display_name":"approximate multipliers","id":"approximate-multipliers","score":0.8588,"url":"https://openalex.org/keywords/approximate-multipliers"}],"legacy_keywords":["Low-Power","VLSI Circuits","Approximate Computing","Subthreshold Operation","Leakage Reduction","Process Variation","Statistical Timing Analysis","Energy Efficiency","CMOS Technology","Nanometer Scale"],"openalex_id":"https://openalex.org/T10363","source_created_date":"2024-01-23T15:27:06","source_updated_date":"2026-10-17T03:02:00","subfield_id":"2208","url":"/topics/T10363","works_api_url":"https://api.openalex.org/works?filter=topics.id:T10363","works_count":82141,"label":"Low-power high-performance VLSI design","provider":"openalex","revision":"42eb7917c2a2f570","taxonomy_revision":"f050b5d4780b1289","title":"Low-power high-performance VLSI design","kind":"topic-directory","aeo_cohort":"topic-directory","catalogue_revision":"f050b5d4780b1289","numeric_address":"36239904472728249","address_version":"morton4x16-v1","coordinates":[3,22,2208,10363],"answer_status":"Directory metadata; local answer requires separate source review","truth_status":"Subject descriptor, not a factual answer or a demonstrated knowledge gap","reviewed_answer":null}